| Moteur de recherche de fiches techniques de composants électroniques |
|
ST72C171 Fiches technique(PDF) 72 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72C171 Fiches technique(HTML) 72 Page - STMicroelectronics |
|
72 / 152 page ![]() ST72C171 72/152 PWM AUTO-RELOAD TIMER (Cont’d) Output compare and Time base interrupt On overflow, the OVF flag of the CSR register is set and an overflow interrupt request is generated if the overflow interrupt enable bit, OIE, in the CSR register, is set. The OVF flag must be reset by the user software. This interrupt can be used as a time base in the application. External clock and event detector mode Using the fEXT external prescaler input clock, the auto-reload timer can be used as an external clock event detector. In this mode, the ARR register is used to select the nEVENT number of events to be counted before setting the OVF flag. nEVENT = 256 - ARR When entering HALT mode while fEXT is selected, all the timer control registers are frozen but the counter continues to increment. If the OIE bit is set, the next overflow of the counter will generate an interrupt which wakes up the MCU. Figure 45. External Event Detector Example (3 counts) COUNTER t FDh FEh FFh FDh OVF CSR READ INTERRUPT ARR=FDh fEXT=fCOUNTER FEh FFh FDh IF OIE=1 INTERRUPT IF OIE=1 CSR READ |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |