Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ST72C171 Fiches technique(PDF) 34 Page - STMicroelectronics

No de pièce ST72C171
Description  8-BIT MCU with 8K FLASH, ADC, WDG, SPI, SCI, TIMERS SPGAs Software Programmable Gain Amplifiers, OP-AMP
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72C171 Fiches technique(HTML) 34 Page - STMicroelectronics

Back Button ST72C171 Datasheet HTML 30Page - STMicroelectronics ST72C171 Datasheet HTML 31Page - STMicroelectronics ST72C171 Datasheet HTML 32Page - STMicroelectronics ST72C171 Datasheet HTML 33Page - STMicroelectronics ST72C171 Datasheet HTML 34Page - STMicroelectronics ST72C171 Datasheet HTML 35Page - STMicroelectronics ST72C171 Datasheet HTML 36Page - STMicroelectronics ST72C171 Datasheet HTML 37Page - STMicroelectronics ST72C171 Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 152 page
background image
ST72C171
34/152
I/O PORTS (Cont’d)
7.1.3 Register Description
DATA REGISTERS
Port A Data Register (PADR)
Port B Data Register (PBDR)
Port C Data Register (PCDR)
Read /Write
Reset Value: 0000 0000 (00h)
Bit 7:0 = D[7:0]
Data Register 8 bits.
The DR register has a specific behaviour accord-
ing to the selected input/output configuration. Writ-
ing the DR register is always taken in account
even if the pin is configured as an input. Reading
the DR register returns either the DR register latch
content (pin configured as output) or the digital val-
ue applied to the I/O pin (pin configured as input).
DATA DIRECTION REGISTERS
Port A Data Direction Register (PADDR)
Port B Data Direction Register (PBDDR)
Port C Data Direction Register (PCDDR)
Read/Write
Reset Value: 0000 0000 (00h) (input mode)
Bit 7:0 = DD[7:0]
Data Direction Register 8 bits.
The DDR register gives the input/output direction
configuration of the pins. Each bits is set and
cleared by software.
0: Input mode
1: Output mode
OPTION REGISTERS
PORT A Option Register (PAOR)
PORT B Option Register (PBOR)
PORT C Option Register (PCOR)
Read/Write
Reset Value: 0000 0000 (00h) (no interrupt)
Bit 7:0 = O[7:0]
Option Register 8 bits.
The PAOR, PBOR and PCOR registers are used
to select pull-up or floating configuration in input
mode.
Each bit is set and cleared by software.
Input mode:
0: Floating input
1: Input pull-up (with or without interrupt see Table
6)
70
D7
D6
D5
D4
D3
D2
D1
D0
70
DD7
DD6
DD5
DD4
DD3
DD2
DD1
DD0
70
O7
O6
O5
O4
O3
O2
O1
O0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com