| Moteur de recherche de fiches techniques de composants électroniques |
|
ILPS22QSTR Fiches technique(PDF) 9 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ILPS22QSTR Fiches technique(HTML) 9 Page - STMicroelectronics |
|
9 / 57 page ![]() 3.3 Communication interface characteristics 3.3.1 SPI - serial peripheral interface Subject to general operating conditions for Vdd and TOP. Table 8. SPI slave timing values Symbol Parameter Value(1) Unit Min Max tc(SPC) SPI clock cycle 100 ns fc(SPC) SPI clock frequency 10(2) MHz tsu(CS) CS setup time 6 ns th(CS) CS hold time 8 tsu(SI) SDI input setup time 5 th(SI) SDI input hold time 15 tv(SO) SDO valid output time 50 th(SO) SDO output hold time 9 tdis(SO) SDO output disable time 50 1. Values are evaluated at 10 MHz clock frequency for SPI with 3 wires, based on characterization results, not tested in production. 2. Recommended to set max SPI clock 8 MHz to ≤50 Hz ODR. Figure 4. SPI slave timing diagram Note: Measurement points are done at 0.3·Vdd_IO and 0.7·Vdd_IO for both ports. ILPS22QS Communication interface characteristics DS13431 - Rev 3 page 9/57 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |