STMPE16M31PX datasheet(22/75 Pages) STMICROELECTRONICS

22 / 75 page

System controller

STMPE16M31PX

22/75

Doc ID 17058 Rev 2

SYSCON-2

Sensor and PWM clock divider

Address:

0x04

Type:

R/W

Reset:

0xFE

Description:

Sensor and PWM clock divider. The SYSCON-2 register controls the sensor and

PWM clock speed, and the clock gating of various functional modules.

This bit will always read '0'. as the I2C transaction to read this bit will wake up the

device from hibernate mode.

543

210

SCLK_DIV

PCLK_DIV

GPIO_CLK

PWM_CLK

CS_CLK

[7:5] SCLK_DIV: Sensor clock divider.

000, 001: RESERVED

010 : 32 (to be used only if load capacitance is < 30 pF)

011: 64

100: 128

101: 256

110: 512

111: 1024

Sensor clock is 2 MHz / ( PRBS_Factor * SCLK_DIV[2:0] )

PRBS factor is a pseudo-random sequence of number, ranging from 1-8. This is used to reduce

the effect of surrounding EMI on the sensor. Average of this factor is approximately 2.5

Effective sampling rate is 2 MHz/ (2.5*SCLK_DIV[2:0]).

Maximum total sampling rate : 2MHz/(2.5*64) = 12.5 kHz

Minimum total sampling rate : 2 MHz/(2.5*1024) = 780 Hz

If N channel is active, the per-channel sampling rate is “total sampling rate / N”.

Maximum channel sampling rate = 12.5 kHz/24 = 521 Hz

[4:3] PCLK_DIV: PWM clock divider

00 for 16 kHz

01 for 32 kHz

10 for 64 kHz

11 for 128 kHz

Obsolete

Product(s)

- Obsolete

Product(s)

STMPE16M31PX Fiches technique(PDF) 22 Page - STMicroelectronics

STMPE16M31PX Fiches technique(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

Fiches technique Télécharger

Lien URL