Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

C161PI Fiches technique(PDF) 69 Page - Infineon Technologies AG

No de pièce C161PI
Description  16-Bit Single-Chip Microcontroller
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  INFINEON [Infineon Technologies AG]
Site Internet  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C161PI Fiches technique(HTML) 69 Page - Infineon Technologies AG

Back Button C161PI Datasheet HTML 65Page - Infineon Technologies AG C161PI Datasheet HTML 66Page - Infineon Technologies AG C161PI Datasheet HTML 67Page - Infineon Technologies AG C161PI Datasheet HTML 68Page - Infineon Technologies AG C161PI Datasheet HTML 69Page - Infineon Technologies AG C161PI Datasheet HTML 70Page - Infineon Technologies AG C161PI Datasheet HTML 71Page - Infineon Technologies AG C161PI Datasheet HTML 72Page - Infineon Technologies AG C161PI Datasheet HTML 73Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 82 page
background image
&3,
Data Sheet
67
1999-07
AC Characteristics
Demultiplexed Bus (Reduced Supply Voltage Range)
(Operating Conditions apply)
ALE cycle time = 4 TCL + 2
W
A + WC + WF (100 ns at 20 MHz CPU clock without waitstates)
Parameter
Symbol
Max. CPU Clock
= 20 MHz
Variable CPU Clock
1 / 2TCL = 1 to 20 MHz
Unit
min.
max.
min.
max.
ALE high time
W
5
CC
11 +
W
A
TCL - 14
+
W
A
–ns
Address setup to ALE
W
6
CC
5 +
W
A
TCL - 20
+
W
A
–ns
ALE falling edge to RD,
WR (with RW-delay)
W
8
CC
15 +
W
A
TCL - 10
+
W
A
–ns
ALE falling edge to RD,
WR (no RW-delay)
W
9
CC
-10 +
W
A
-10
+
W
A
–ns
RD, WR low time
(with RW-delay)
W
12
CC
34 +
W
C
2TCL - 16
+
W
C
–ns
RD, WR low time
(no RW-delay)
W
13
CC
59 +
W
C
3TCL - 16
+
W
C
–ns
RD to valid data in
(with RW-delay)
W
14
SR
22 +
W
C
2TCL - 28
+
W
C
ns
RD to valid data in
(no RW-delay)
W
15
SR
47 +
W
C
3TCL - 28
+
W
C
ns
ALE low to valid data in
W
16
SR
49 +
W
A + WC
3TCL - 30
+
W
A + WC
ns
Address to valid data in
W
17
SR
57 +
2
W
A + WC
4TCL - 43
+ 2
W
A + WC
ns
Data hold after RD
rising edge
W
18
SR
0
0–ns
Data float after RD rising
edge (with RW-delay
1))
W
20
SR
36 +
2
W
A + WF
1)
2TCL - 14
+ 2
W
A + WF
1)
ns
Data float after RD rising
edge (no RW-delay
1))
W
21
SR
15 +
2
W
A + WF
1)
TCL - 10
+ 2
W
A
+
W
F
1)
ns
Data valid to WR
W
22
CC
24 +
W
C
2TCL - 26
+
W
C
–ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com