Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

5M40ZE64C5N Fiches technique(PDF) 23 Page - Altera Corporation

No de pièce 5M40ZE64C5N
Description  3. DC and Switching Characteristics for MAX V Devices
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ALTERA [Altera Corporation]
Site Internet  http://www.altera.com
Logo ALTERA - Altera Corporation

5M40ZE64C5N Fiches technique(HTML) 23 Page - Altera Corporation

Back Button 5M40ZE64C5N Datasheet HTML 19Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 20Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 21Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 22Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 23Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 24Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 25Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 26Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 27Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 30 page
background image
Chapter 3: DC and Switching Characteristics for MAX V Devices
3–23
Timing Model and Specifications
May 2011
Altera Corporation
MAX V Device Handbook
External Timing I/O Delay Adders
The I/O delay timing parameters for the I/O standard input and output adders and
the input delays are specified by speed grade, independent of device density.
Table 3–32 through Table 3–36 on page 3–25 list the adder delays associated with I/O
pins for all packages. If you select an I/O standard other than 3.3-V LVTTL, add the
input delay adder to the external tSU timing parameters listed in Table 3–26 on
page 3–20 through Table 3–31. If you select an I/O standard other than 3.3-V LVTTL
with 16 mA drive strength and fast slew rate, add the output delay adder to the
external tCO and tPD listed in Table 3–26 on page 3–20 through Table 3–31.
Table 3–32. External Timing Input Delay Adders for MAX V Devices
I/O Standard
5M40Z/ 5M80Z/ 5M160Z/
5M240Z/ 5M570Z
5M1270Z/ 5M2210Z
Unit
C4
C5, I5
C4
C5, I5
Min
Max
Min
Max
Min
Max
Min
Max
3.3-V LVTTL
Without Schmitt
Trigger
—0
—0
—0
—0
ps
With Schmitt
Trigger
387
442
480
591
ps
3.3-V LVCMOS
Without Schmitt
Trigger
—0
—0
—0
—0
ps
With Schmitt
Trigger
387
442
480
591
ps
2.5-V LVTTL /
LVCMOS
Without Schmitt
Trigger
42
42
246
303
ps
With Schmitt
Trigger
429
483
787
968
ps
1.8-V LVTTL /
LVCMOS
Without Schmitt
Trigger
378
368
695
855
ps
1.5-V LVCMOS
Without Schmitt
Trigger
681
658
1,334
1,642
ps
1.2-V LVCMOS
Without Schmitt
Trigger
1,055
1,010
2,324
2,860
ps
3.3-V PCI
Without Schmitt
Trigger
—0
—0
—0
—0
ps
Table 3–33. External Timing Input Delay tGLOB Adders for GCLK Pins for MAX V Devices (Part 1 of 2)
I/O Standard
5M40Z/ 5M80Z/ 5M160Z/
5M240Z/ 5M570Z
5M1270Z/ 5M2210Z
Unit
C4
C5, I5
C4
C5, I5
Min
Max
Min
Max
Min
Max
Min
Max
3.3-V LVTTL
Without Schmitt
Trigger
—0
—0
—0
—0
ps
With Schmitt
Trigger
387
442
400
493
ps



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com