Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

5M40ZE64C5N Fiches technique(PDF) 16 Page - Altera Corporation

No de pièce 5M40ZE64C5N
Description  3. DC and Switching Characteristics for MAX V Devices
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ALTERA [Altera Corporation]
Site Internet  http://www.altera.com
Logo ALTERA - Altera Corporation

5M40ZE64C5N Fiches technique(HTML) 16 Page - Altera Corporation

Back Button 5M40ZE64C5N Datasheet HTML 12Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 13Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 14Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 15Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 16Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 17Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 18Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 19Page - Altera Corporation 5M40ZE64C5N Datasheet HTML 20Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 30 page
background image
3–16
Chapter 3: DC and Switching Characteristics for MAX V Devices
Timing Model and Specifications
MAX V Device Handbook
May 2011
Altera Corporation
1 The default slew rate setting for MAX V devices in the Quartus II design software is
“fast”.
Table 3–24. UFM Block Internal Timing Microparameters for MAX V Devices (Part 1 of 2)
Symbol
Parameter
5M40Z/ 5M80Z/ 5M160Z/
5M240Z/ 5M570Z
5M1270Z/ 5M2210Z
Unit
C4
C5, I5
C4
C5, I5
Min
Max
Min
Max
Min
Max
Min
Max
tACLK
Address register clock
period
100
100
100
100
ns
tASU
Address register shift
signal setup to address
register clock
20
—20
20
—20
ns
tAH
Address register shift
signal hold to address
register clock
20
—20
20
—20
ns
tADS
Address register data in
setup to address register
clock
20
—20
20
—20
ns
tADH
Address register data in
hold from address
register clock
20
—20
20
—20
ns
tDCLK
Data register clock period
100
100
100
100
ns
tDSS
Data register shift signal
setup to data register
clock
60
—60
60
—60
ns
tDSH
Data register shift signal
hold from data register
clock
20
—20
20
—20
ns
tDDS
Data register data in
setup to data register
clock
20
—20
20
—20
ns
tDDH
Data register data in hold
from data register clock
20
—20
20
—20
ns
tDP
Program signal to data
clock hold time
0
0—
0—
0
ns
tPB
Maximum delay between
program rising edge to
UFM busy signal rising
edge
960
960
960
960
ns
tBP
Minimum delay allowed
from UFM busy signal
going low to program
signal going low
20
—20
20
—20
ns
tPPMX
Maximum length of busy
pulse during a program
100
100
100
100
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com