| Moteur de recherche de fiches techniques de composants électroniques |
|
VR4102 Fiches technique(PDF) 51 Page - NEC |
|
|
|||||||||||||||||||||||||||||
VR4102 Fiches technique(HTML) 51 Page - NEC |
|
51 / 701 page ![]() CHAPTER 1 INTRODUCTION 51 1.5.6 Floating-Point Unit (FPU) The VR4102 does not support the floating-point unit (FPU). Coprocessor Unusable exception will occur if any FPU instructions are executed. If necessary, FPU instructions should be emulated by software in an exception handler. 1.5.7 Cache The VR4102 chip incorporates instruction and data caches, which are independent of each other. This configuration enables high-performance pipeline operations. Both caches have a 64-bit data bus, enabling a one- clock access. These buses can be accessed in parallel. The instruction cache of the VR4102 has a storage capacity of 4 KB, while the data cache has a capacity of 1 KB. A detailed description of caches is given in CHAPETE 8 CACHE ORGANIZATION AND OPERATION. |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |