Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AX2000 Fiches technique(PDF) 109 Page - Microsemi Corporation

No de pièce AX2000
Description  Axcelerator Family FPGAs
PDF  262 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  MICROSEMI [Microsemi Corporation]
Site Internet  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

AX2000 Fiches technique(HTML) 109 Page - Microsemi Corporation

Back Button AX2000 Datasheet HTML 105Page - Microsemi Corporation AX2000 Datasheet HTML 106Page - Microsemi Corporation AX2000 Datasheet HTML 107Page - Microsemi Corporation AX2000 Datasheet HTML 108Page - Microsemi Corporation AX2000 Datasheet HTML 109Page - Microsemi Corporation AX2000 Datasheet HTML 110Page - Microsemi Corporation AX2000 Datasheet HTML 111Page - Microsemi Corporation AX2000 Datasheet HTML 112Page - Microsemi Corporation AX2000 Datasheet HTML 113Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 262 page
background image
Axcelerator Family FPGAs
Re vi s i on 18
2 - 95
FIFO
Every memory block has its own embedded FIFO controller. Each FIFO block has one read port and one
write port. This embedded FIFO controller uses no internal FPGA logic and features:
Glitch-free FIFO Flags
Gray-code address counters/pointers to prevent metastability problems
Overflow and underflow control
Both ports are configurable in various sizes from 4k x 1 to 128 x 36, similar to the RAM block size. Each
port is fully synchronous.
Read and write operations can be completely independent. Data on the appropriate WD pins are written
to the FIFO on every active WCLK edge as long as WEN is high. Data is read from the FIFO and output
on the appropriate RD pins on every active RCLK edge as long as REN is asserted.
The FIFO block offers programmable almost-empty (AEMPTY) and almost-full (AFULL) flags as well as
EMPTY and FULL flags (Figure 2-61):
The FULL flag is synchronous to WCLK. It allows the FIFO to inhibit writing when full.
The EMPTY flag is synchronous to RCLK. It allows the FIFO to inhibit reading at the empty
condition.
Gray code counters are used to prevent metastability problems associated with flag logic. The depth of
the FIFO is dependent on the data width and the number of memory blocks used to create the FIFO. The
write operations to the FIFO are synchronous with respect to the WCLK, and the read operations are
synchronous with respect to the RCLK.
The FIFO block may be reset to the empty state.
Figure 2-61 • Axcelerator RAM with Embedded FIFO Controller
CNT 16
E
CNT 16
E
=
=
AFVAL
AEVAL
>
>=
RCLK
WD
WCLK
CLR
FWEN
FREN
DEPTH[3:0]
RD [n-1:0]
WD [n-1:0]
RCLK
WCLK
RA [J:0]
WA [J:0]
REN
WEN
FULL
AEMPTY
AFULL
EMPTY
RD
RAM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com