| Moteur de recherche de fiches techniques de composants électroniques |
|
AX2000 Fiches technique(PDF) 84 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
AX2000 Fiches technique(HTML) 84 Page - Microsemi Corporation |
|
84 / 262 page ![]() Detailed Specifications 2- 70 R e v i sio n 1 8 Global Resource Distribution At the root of each global resource is a PLL. There are two groups of four PLLs for every device. One group, located at the center of the north edge (in the I/O ring) of the chip, sources the four HCLKs. The second group, located at the center of the south edge (again in the I/O ring), sources the four CLKs (Figure 2-38). Regardless of the type of global resource, HCLK or CLK, each of the eight resources reach the ClockTileDist (CTD) Cluster located at the center of every core tile with zero skew. From the ClockTileDist Cluster, all four HCLKs and four CLKs are distributed through the core tile (Figure 2-39). Figure 2-38 • PLL Group Figure 2-39 • Example of HCLK and CLK Distributions on the AX2000 PLL Cluster PLL Cluster PN P N P N P N PN P N P N P N HCLKA HCLKB HCLKC HCLKD CLKE PLL CLKF CLKG CLKH PLL PLL PLL PLL PLL PLL PLL PLL Group HCLK CLK PLL Group 4 4 ClockTileDist Cluster |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |