AX2000 datasheet(91/262 Pages) MICROSEMI

91 / 262 page

Axcelerator Family FPGAs

Re vi s i on 18

2 - 77

Table 2-80 • PLL Interface Signals

Signal Name

Type

User

Accessible

Allowable

Values

Function

RefCLK

Input

Yes

Reference Clock for the PLL

Input

Yes

Feedback port for the PLL

PowerDown

Input

Yes

PLL power down control

PLL powered down

PLL active

DIVI[5:0]

Input

Yes

1 to 64, in

unsigned binary

notation offset by

-1

Sets value for feedback divider (multiplier)

DIVJ[5:0]

Input

Yes

Sets value for CLK1 divider

LowFreq

Input

Yes

Input frequency range selector

50–200 MHz

14–50 MHz

Osc[2:0]

Input

Yes

Output frequency range selector

XX0

400–1000 MHZ

001

200–400 MHZ

011

100–200 MHZ

101

50–100 MHZ

111

20–50 MHZ

DelayLine[4:0]

Input

Yes

–15 to +15

(increments), in

signed-and-

magnitude binary

representation

Clock Delay (positive/negative) in increments

of 250 ps, with maximum value of ± 3.75 ns

FBMuxSel

Input

Selects the source for the feedback input

REFSEL

Input

Selects the source for the reference clock

OUTSEL

Input

Selects the source for the routed net output

PLLSEL

Input

ROOTSEL & PLLSEL are used to select the

source of the global clock network

ROOTSEL

Input

Lock

Output

Yes

High value indicates PLL has locked

CLK1

Output

Yes

PLL clock output

CLK2

Output

Yes

PLL clock output

Note:

If the input RefClk is taken outside its operating range, the outputs Lock, CLK1 and CLK2 are

indeterminate.

AX2000 Fiches technique(PDF) 91 Page - Microsemi Corporation

AX2000 Fiches technique(HTML) 91 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL