SH7708 datasheet(462/633 Pages) RENESAS

462 / 633 page

444

16.3.2

Control Signal Timing

Table 16.8

Control Signal Timing (VCC = 3.3 ± 0.3 V, Ta = –20 to + 75°C)

–60*2

Item

Symbol

Min

Max

Unit

Figure

RESET pulse width

tRESW

—

tcyc

16.11, 16.13,

RESET setup time

tRESS

—

16.15

RESET hold time

tRESH

2—

BREQ setup time

tBREQS

—

BREQ hold time

tBREQH

3—

BREQ reset setup time

tBREQRS

—

BREQ reset hold time

tBREQRH

—

MD reset setup time

tMDRS

—

tcyc

16.12

MD reset hold time

tMDRH

—

NMI setup time*1

tNMIS

—

16.13

IRL3–IRL0 setup time*1

tIRLS

—

NMI hold time

tNMIH

4—

IRL3–IRL0 hold time

tIRLH

4—

IRQOUT delay time

tIRQOD

—

16.14

BACK delay time

tBACKD

—

16.15, 16.16

STATUS1, STATUS0 delay time

tSTD

—16

Bus tri-state delay time 1

tBOFF1

016

Bus tri-state delay time 2

tBOFF2

016

Bus buffer on time 1

tBON1

016

Bus buffer on time 2

tBON2

016

Notes: 1.

RESET, NMI, and IRL3 to IRL0 are asynchronous. Changes are detected at the clock

fall when the setup shown is used. When the setup cannot be used, detection can be

delayed until the next clock fall.

2. Upper limit of external bus clock is 60 MHz.

SH7708 Fiches technique(PDF) 462 Page - Renesas Technology Corp

SH7708 Fiches technique(HTML) 462 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL