| Moteur de recherche de fiches techniques de composants électroniques |
|
SH7708 Fiches technique(PDF) 80 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7708 Fiches technique(HTML) 80 Page - Renesas Technology Corp |
|
80 / 633 page ![]() 62 3.3.2 TLB Indexing The TLB uses a 4-way set associative scheme, so entries must be selected by index. VPN bits 16 to 12 are used as the index number regardless of the page size. The index number can be generated in two different ways depending on the setting of the IX bit in MMUCR. 1. When IX = 0, VPN bits 16–12 alone are used as the index number 2. When IX = 1, VPN bits 16–12 are EX-ORed with ASID bits 4–0 to generate a 5-bit index number The second method is used to prevent lowered TLB efficiency that results when multiple processes run simultaneously in the same virtual address space and a specific entry is selected by indexing of each process. Figures 3.6 and 3.7 show the indexing schemes. 31 16 11 12 17 0 31 0 PTEH register Virtual address VPN 0 ASID 7 10 Index ASID(4–0) Exclusive-OR Way 0–3 VPN(31–17) VPN(11–10) ASID(7–0) V 0 31 Address array Data array PPN(31–10) PR(1–0) SZ C D SH Figure 3.6 TLB Indexing (IX = 1) |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |