VD66GY datasheet(30/37 Pages) STMICROELECTRONICS

30 / 37 page

8.7

I²C interface - SDA, SCL

Table 16. I²C timing

The values below are for all process, voltage, and temperature conditions.

Parameter

Symbol

Fast mode

Fast mode plus

Unit

Min.

Max.

Min.

Max.

SCL clock frequency

tSCL

400

1000 kHz

Hold time (repeated) START condition. After this period,

the first clock pulse is generated

tHD.STA

0.6

—

0.26

—

µs

LOW period of the SCL clock

tLOW

1.3

—

0.5

—

HIGH period of the SCL clock

tHIGH

0.6

—

0.26

—

Setup time for a repeated START condition

tSU.STA

0.6

—

0.26

—

Data hold time

tHD.DAT

—

Data set-up time

tSU.DAT

100

—

Rise time of both SDA and SCL

300

—

120

Fall time of both SDA and SCL

20 x (VDD /

5.5V)

300 15 x (VDD / 5.5V) 120

Set-up time for STOP condition

tSU.STO

0.6

—

0.26

—

µs

Bus free time between a STOP and START condition

tBUF

1.3

—

0.5

—

Capacity load for each bus line

—

400

—

550

Data valid time

tVD.DAT

—

0.9

—

0.45

µs

Data valid acknowledge time

tVD.ACK

—

0.9

—

0.45

Noise margin at LOW level for each connected device

(including hysteresis)

VnL

0.054 x VDD

—

0.054 x VDD

—

Noise margin at HIGH level for each connected device

(including hysteresis)

VnH

—

Figure 20. I²C timing

VD66GY

Electrical characteristics

DS13838 - Rev 7

page 30/37

VD66GY Fiches technique(PDF) 30 Page - STMicroelectronics

VD66GY Fiches technique(HTML) 30 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

Fiches technique Télécharger

Lien URL