IMX7SCEC datasheet(108/152 Pages) NXP

108 / 152 page

Electrical characteristics

i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017

NXP Semiconductors

108

4.10.13 UART I/O configuration and timing parameters

4.10.13.1 UART RS-232 I/O configuration in different modes

The i.MX 7Solo UART interfaces can serve both as DTE or DCE device. This can be configured by the

DCEDTE control bit (default 0—DCE mode). Table 81 shows the UART I/O configuration based on the

enabled mode.

4.10.13.2 UART RS-232 Serial mode timing

This section describes the electrical information of the UART module in the RS-232 mode.

SJ9

JTAG_TMS, JTAG_TDI data hold time

—

SJ10

JTAG_TCK low to JTAG_TDO data valid

—

SJ11

JTAG_TCK low to JTAG_TDO high impedance

—

SJ12

JTAG_TRST_B assert time

100

—

SJ13

JTAG_TRST_B set-up time to JTAG_TCK low

—

1 T

DC = target frequency of SJC

2 V

M = mid-point voltage

Table 81. UART I/O configuration vs. mode

Port

DTE Mode

DCE Mode

Direction

Description

Direction

Description

UARTx_RTS_B

Output

UARTx_RTS_B from DTE to DCE

Input

UARTx_RTS_B from DTE to DCE

UARTx_CTS_B

Input

UARTx_CTS_B from DCE to DTE

Output

UARTx_CTS_B from DCE to DTE

UARTx_TX_ DATA

Input

Serial data from DCE to DTE

Output

Serial data from DCE to DTE

UARTx_RX

_DATA

Output

Serial data from DTE to DCE

Input

Serial data from DTE to DCE

Table 80. JTAG timing(continued)

Parameter1,2

All Frequencies

Unit

Min

Max

IMX7SCEC Fiches technique(PDF) 108 Page - NXP Semiconductors

IMX7SCEC Fiches technique(HTML) 108 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL