 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
IMX7SCEC Fiches technique(PDF) 63 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX7SCEC Fiches technique(HTML) 63 Page - NXP Semiconductors |
|
|
63 / 152 page  Electrical characteristics i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017 NXP Semiconductors 63 Figure 28 shows the LPDDR3 write timing diagram. The timing parameters for this diagram appear in Table 44. Figure 28. LPDDR3 write cycle Table 43. LPDDR3 timing parameters1,2 1 All measurements are in reference to V ref level. 2 Measurements were done using balanced load and 25 Ω resistor from outputs to DDR_VREF. ID Parameter Symbol CK = 533 MHz Unit Min Max LP1 SDRAM clock high-level width tCH 0.45 0.55 tCK LP2 SDRAM clock low-level width tCL 0.45 0.55 tCK LP3 DRAM_CSx_B tIS 390 — ps LP4 DRAM_CSx_E tIH 390 — ps LP3 DRAM_CAS_B setup time tIS 275 — ps LP4 DRAM_CAS_B hold time tIH 275 — ps |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
