IMX7SCEC datasheet(27/152 Pages) NXP

27 / 152 page

Electrical characteristics

i.MX 7Solo Family of Applications Processors Datasheet, Rev. 5, 07/2017

NXP Semiconductors

4.1.6

Power modes

The i.MX 7Solo has the following power modes:

•

OFF mode: all power rails are off

•

SNVS mode: only RTC and tamper detection logic is active

•

LPSR mode: an extension of SNVS mode, with 16 GPIOs in low power state retention mode

•

RUN Mode: all external power rails are on, CPU is active and running, other internal module can

be on/off based on application;

•

Low Power mode (System Idle, Low Power Idle, and Deep Sleep): most external power rails are

still on, CPU is in WFI state or power gated, most of the internal modules are clock gated or power

gated

The valid power mode transition is shown in this diagram.

Figure 3. i.MX 7Solo Power Modes

The power mode transition condition is defined in the following table.

Table 13. Power Mode Transition

Transition

From

Condition

OFF

RUN

VDD_SVNS_IN supply present.

SNVS

OFF

VDD_SNVS_IN supply removal.

RUN

SNVS

ONOFF long press, or SW.

SNVS

RUN

ONOFF press, or RTC, or tamper event.

RUN

LPSR

SW.

LPSR

RUN

ONOFF press, or RTC, or tamper event, or GPIO event.

RUN

Low Power SW (CPU execute WFI)

Low Power

RUN

RTC, tamper event, IRQ.

OFF

RUN

SNVS

LPSR

Low

Power

IMX7SCEC Fiches technique(PDF) 27 Page - NXP Semiconductors

IMX7SCEC Fiches technique(HTML) 27 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL