HC705CT4GRSSLASHD datasheet(39/152 Pages) NXP

39 / 152 page

Interrupts

Hardware Interrupts

MC68HC705CT4 — Rev. 2.0

General Release Specification

MOTOROLA

Interrupts

4.6 Hardware Interrupts

All hardware interrupts except RESET are maskable by the I bit in the

CCR. If the I bit is set, all hardware interrupts (internal and external) are

disabled. Clearing the I bit enables the hardware interrupts. The two

types of hardware interrupts are explained in the following sections.

4.7 External Interrupt (IRQ)

The IRQ pin provides an asynchronous interrupt to the CPU. A block

diagram of the IRQ function is shown in Figure 4-2.

NOTE:

The BIH and BIL instructions will apply only to the level on the IRQ pin

itself, and not to the output of the logic OR function with the port C IRQ

interrupts. The state of the individual port C pins can be checked by

reading the appropriate port C pins as inputs.

Figure 4-2. IRQ Function Block Diagram

The IRQ pin is one source of an external interrupt. All port C pins

(PC0–PC7) act as other external interrupt sources if the keyscan feature

is enabled as specified by the user.

When edge sensitivity is selected for the IRQ interrupt, it is sensitive to:

•

Falling edge on the IRQ pin

•

Falling edge on any port C pin with keyscan enabled

IRQ

LATCH

IRQ PIN

LEVEL

(MASK OPTION)

TO IRQ

PROCESSING

IN CPU

PORT C

TO BIH & BIL

INSTRUCTION

SENSING

RST

IRQ VECTOR FETCH

VDD

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705CT4GRS/D Fiches technique(PDF) 39 Page - NXP Semiconductors

HC705CT4GRS/D Fiches technique(HTML) 39 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL