HC705CT4GRSSLASHD datasheet(33/152 Pages) NXP

33 / 152 page

Central Processing Unit

Condition Code Register

MC68HC705CT4 — Rev. 2.0

General Release Specification

MOTOROLA

Central Processing Unit

3.5 Condition Code Register

The condition code register (CCR) is a 5-bit register in which the H, N,

Z, and C bits are used to indicate the results of the instruction just

executed, and the I bit is used to enable interrupts. These bits can be

tested individually by a program, and specific actions can be taken as a

result of their state. Each bit is explained in the following paragraphs.

Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry

occurred between bits 3 and 4.

Interrupt (I)

When this bit is set, the timer and external interrupt are masked

(disabled). If an interrupt occurs while this bit is set, the interrupt is

latched and processed as soon as the I bit is cleared.

Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical,

or data manipulation was negative.

Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical,

or data manipulation was zero.

Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic

logical unit (ALU) occurred during the last arithmetic operation. This

bit also is affected during bit test and branch instructions and during

shifts and rotates.

CCR

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705CT4GRS/D Fiches technique(PDF) 33 Page - NXP Semiconductors