Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CS43L36 Fiches technique(PDF) 13 Page - Cirrus Logic

No de pièce CS43L36
Description  Low-Power, High-Performance Audio DAC with Class H Headphone Drivers
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  CIRRUS [Cirrus Logic]
Site Internet  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43L36 Fiches technique(HTML) 13 Page - Cirrus Logic

Back Button CS43L36 Datasheet HTML 9Page - Cirrus Logic CS43L36 Datasheet HTML 10Page - Cirrus Logic CS43L36 Datasheet HTML 11Page - Cirrus Logic CS43L36 Datasheet HTML 12Page - Cirrus Logic CS43L36 Datasheet HTML 13Page - Cirrus Logic CS43L36 Datasheet HTML 14Page - Cirrus Logic CS43L36 Datasheet HTML 15Page - Cirrus Logic CS43L36 Datasheet HTML 16Page - Cirrus Logic CS43L36 Datasheet HTML 17Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 89 page
background image
DS1081F3
13
CS43L36
3 Characteristics and Specifications
Table 3-4. Combined DAC Digital, On-Chip Analog, and HPOUTx Filter Characteristics
Test conditions (unless specified otherwise): TA = +25°C; MCLK = 12 MHz, MCLK_SRC_SEL = 0, FsINT = 48 kHz; path is internal routing engine to
HPOUTx, analog and digital gains are all set to 0 dB; HPF disabled.
Parameter 1
1.Response scales with FsINT (based on internal MCLK). Specifications are normalized to FsINT and denormalized by multiplying by FsINT.
Minimum
Typical
Maximum
Unit
Passband
–0.05-dB corner
–3.0-dB corner
0.48
0.50
FsINT
FsINT
Passband ripple (0.417x10–3 FsINT to 0.417 FsINT; normalized to 0.417x10–3 FsINT)
–0.04
0.063
dB
Stopband attenuation (0.545 FsINT to FsINT)
60
dB
Total group delay 2
2.Informational only; group delay cannot be measured for this block by itself. An additional
5.5/Fsint group delay may be present through the serial ports
and internal audio bus.
5.35/FsINT
—s
Table 3-5. DAC High-Pass Filter (HPF) Characteristics
Test conditions (unless specified otherwise) Analog and digital gains are all set to 0 dB; TA = +25°C.
Parameter 1
1.Response scales with FsINT (internal sample rate, based on MCLK). Specifications are normalized to FsINT and are denormalized by multiplying by FsINT.
Minimum
Typical
Maximum
Unit
Passband
–0.05-dB corner
–3.0-dB corner
0.180x10–3
19.5x10–6
FsINT
FsINT
Passband ripple (0.417x10–3 FsINT to 0.417 FsINT; normalized to 0.417 FsINT)—
0.01
dB
Phase deviation @ 0.453x10–3 FsINT
—2.45—
°
Filter settling time 2
2.Required time for the magnitude of the DC component present at the output of the HPF to reach 5% of the applied DC signal.
24.5x103/FsINT
—s
Table 3-6. SDIN to HPOUTx with SRC-Enabled Datapath Characteristics
Test conditions (unless specified otherwise): LRCK = FsINT = FsEXT = 48 kHz; MCLK = 12 MHz; HPF disabled; passband/stopband levels normalized to
0.417x10–3 FsEXT; entire path characteristics including serial port + SRC + DAC + HPOUT.
Parameters 1
1.
FsEXT is the external sample rate (LRCK/FSYNC frequency). Response scales with FsEXT.
Minimum
Typical
Maximum
Unit
Passband
–0.2-dB corner
–3.0-dB corner
0.463
0.466
FsEXT
FsEXT
Passband ripple (0.417x10–3 FsEXT to 0.417 FsEXT; normalized to 0.417x10–3 FsEXT)
–0.16
0.02
dB
Response at 0.5 FsEXT
–54.9
dB
Stopband rejection from 0.480 FsEXT to 0.524 FsEXT
55
dB
Stopband rejection from 0.524 FsEXT to 0.545 FsEXT
39
dB
Stopband rejection from 0.545 FsEXT to 3 FsEXT
60
dB
Square wave overshoot
3.1
dB
Group delay, bark-weighted average
34/FsEXT
s
Group delay
FsEXT  48 kHz
FsEXT  88.2 kHz)
(15.8 ± 1.5)/FsEXT + 10.3/FsINT
(20.1 ± 1)/FsEXT + (11.6 ± 0.5)/FsINT
s
s
SRC disabled group delay 2
2.This value varies by up to 1 Fs. If SRC is disabled, Fs =
FsOUT = FsIN.
(15±1)/Fs
s



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com