Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AD6676EBZ Fiches technique(PDF) 24 Page - Analog Devices

No de pièce AD6676EBZ
Description  Wideband IF Receiver Subsystem
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

AD6676EBZ Fiches technique(HTML) 24 Page - Analog Devices

Back Button AD6676EBZ Datasheet HTML 20Page - Analog Devices AD6676EBZ Datasheet HTML 21Page - Analog Devices AD6676EBZ Datasheet HTML 22Page - Analog Devices AD6676EBZ Datasheet HTML 23Page - Analog Devices AD6676EBZ Datasheet HTML 24Page - Analog Devices AD6676EBZ Datasheet HTML 25Page - Analog Devices AD6676EBZ Datasheet HTML 26Page - Analog Devices AD6676EBZ Datasheet HTML 27Page - Analog Devices AD6676EBZ Datasheet HTML 28Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 90 page
background image
AD6676
Data Sheet
Rev. D | Page 24 of 90
RIN
VIN
CARRAY
LEXT
RESON1
RESON2
RESON3
AV
IDAC1FS
ADJUST
C3
G31
C4
G43
C5
G54
C6
G65
–G34
–G56
G53
17-LEVEL
FLASH
ADC
17
5
17
OPTIONAL
SHUFFLER
ENCODER
DOUT
Figure 68. Simplified Single-Ended Representation of the Band-Pass Σ-Δ ADC Modulator
BAND-PASS Σ-Δ ADC ARCHITECTURE
Figure 68 shows a simplified single-ended representation of the
AD6676 band-pass Σ-Δ ADC. It is a sixth-order modulator
consisting of three cascaded second-order continuous-time
resonators with feedback DACs and an oversampling quantizer.
The first resonator (RESON1) is based on a LC tank with its
resonant frequency tuned via CARRAY to the IF center while the
second and third resonators (RESON2 and RESON3) are active
RC-based with their resonant frequencies tuned to frequencies
offset symmetrically about the IF. These resonant frequencies
correspond to the zero locations of the Σ-Δ ADC quantization
noise and are set according to the user defined IF frequency
and bandwidth.
A 17-level flash ADC oversamples the analog output of RESON3
with the digital output of the flash ADC feeding back to each of
the resonators via current mode DACs (IDACx). Note that because
the ADC thermometer code output can range from −8 to +8, it is
represented by five bits that are passed to the AD6676 digital path.
The IDAC1 full-scale current setting (IDAC1FS) sets the maximum
full-scale input power level (PIN_0DBFS). The full-scale settings of
the other IDACs set the pole location of the modulator to achieve a
flat pass band response. Lastly, a programmable shuffler follows
the flash ADC to improve the linearity performance of the
AD6676 under large signal conditions.
The tunable nature of the Σ-Δ ADC is a result of the full-scale
current of the feedback DACs, as well as the conductances (G)
and capacitances (C) associated with each resonator. The value
of these programmable components are calculated from the
user specified application parameters listed in Table 7. The
impact of each of these parameters on the performance of the
AD6676 is described in subsequent sections.
Table 7. List of User Specified Application Parameters That
Determine the Σ-Δ ADC Internal Settings
Application
Parameter
Description
SPI Register(s)
FIF
IF center frequency in MHz
0x102, 0x103
BW
IF pass band bandwidth in MHz
0x104, 0x105
FADC
Σ-Δ ADC clock rate in MHz
0x100, 0x101
LEXT
External inductor value in nH
0x106
MRGN
Margin offset to set resonator
frequency in MHz
0x107 to 0x109
IDAC1FS
Full-scale current of IDAC1 that
sets PIN_0dBFS level
0x10A
The on-chip controller is used only during device initialization
and performs the following tasks:
Power-up negative regulator (used by IDACs)
Calibrate RESON1 and 17-level flash ADC
Tune Σ-Δ ADC based on user input parameters
Set up PLL used by JESD204B PHY
After device initialization, the on-chip controller is disabled; it
is not used during normal device operation.
Signal and Noise Transfer Functions
The frequency domain response of a Σ-Δ ADC is defined by its
signal and noise transfer functions (STF and NTF). Figure 69
shows a simplified feedback model of a Σ-Δ modulator with the
ADC quantization error modeled as an additive noise source
(E) after the loop filter (H). The STF is the frequency response
of the output signal (V) relative to a swept single tone at its input
(U) while the NTF is the frequency response of the ADC
quantization noise (that is, V/E) that undergoes noise shaping
due to of the loop filter of the ADC. Note that the ADC and
DACs within the feedback loop operate at a much higher clock
rate than a traditional open-loop ADC in which only the
Nyquist criterion must be satisfied (FADC = 2 × BW).
The oversampling ratio (OSR) is a key parameter of any Σ-Δ
ADC and is defined as follows:
OSR = FADC/(2 × BW)
(1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com