AD6676EBZ datasheet(82/90 Pages) AD

82 / 90 page

AD6676

Data Sheet

Rev. D | Page 82 of 90

Swap Register

Address: 0x1E1, Reset: 0x00, Name: SWAP

Table 106. Bit Descriptions for SWAP

Bits

Bit Name

Settings

Description

Reset

Access

[7:6]

RESERVED

0x0

[5:4]

SWAP_CONV

Bit [4] swaps the source of Framer Converter 0 (default is I channel).

0x0

Bit [5] swaps the source of Framer Converter 1 (default is Q channel).

Framer Input 1 = Q channel; Framer Input 0 = I channel

Framer Input 1 = Q channel; Framer Input 0 = Q channel

Framer Input 1 = I channel; Framer Input 0 = I channel

Framer Input 1 = I channel; Framer Input 0 = Q channel

[3:2]

RESERVED

0x0

[1:0]

SWAP_LANE

Bit [0] swaps the source of physical output lane 0.

0x0

Bit [1] swaps the source of physical output lane 1.

Output Lane 1 = Famer lane 1; Output Lane 0 = Framer Lane 0

Output Lane 1 = Framer lane 1; Output Lane 0 = Framer Lane 1

Output Lane 1 = Framer lane 0; Output Lane 0 = Framer Lane 0

Output Lane 1 = Framer lane 0; Output Lane 0 = Framer Lane 1

Link/Lane Power-Down Register

Address: 0x1E2, Reset: 0x00, Name: LANE_PD

Table 107. Bit Descriptions for LANE_PD

Bits

Bit Name

Description

Reset

Access

[7:4]

ILAS_DELAY

ILAS Start Delay. Usually the ILAS starts on the first LMFC rising edge after

SYNCINB goes high. This value delays the ILAS by the given number of LMFC

periods (multiframe periods).

0x0

[3:2]

RESERVED

0x0

[1:0]

LANE_PD

Lane Power-down.

0x0

Bit 0 powers down transmitter PHY for Lane 0.

Bit 1 powers down transmitter PHY for Lane 1.

Interface Control 0 Register

Address: 0x1E3, Reset: 0x14, Name: MIS1

Table 108. Bit Descriptions for MIS1

Bits

Bit Name

Description

Reset

Access

[7:6]

RESERVED

0x0

TEST_SAMPLE_EN

0 = Disable transport layer test samples.

0x0

1 = Enable transport layer test samples.

LSYNC_EN

0 = Disable lane synchronization.

0x1

1 = Enable lane synchronization (default).

[3:2]

ILAS_MODE

01 = Enable ILAS (default).

0x1

11 = ILAS always on; data link layer test mode.

FACI_DISABLE

Control of Frame Alignment Characters.

0x0

0 = Enable frame alignment character insertion.

1 = Disable frame alignment character insertion.

RESERVED

0x0

AD6676EBZ Fiches technique(PDF) 82 Page - Analog Devices

AD6676EBZ Fiches technique(HTML) 82 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Fiches technique Télécharger

Lien URL