 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
STV2050A Fiches technique(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STV2050A Fiches technique(HTML) 22 Page - STMicroelectronics |
|
|
22 / 83 page  22/83 STV2050A - TIMEBASES 5 TIMEBASES 5.1 LINE LOCKED PLL AND SYSTEM CLOCK A frequency-multiplying PLL derives the internal system clock from the incoming signal at the SYNH pin. This signal is derived from horizontal deflection. Figure 9. Line-Locked PLL and System Clock The PLL is designed to drive 1H, 2H, HDTV and SVGA applications. Two loop filters can be implemented using the FILT (pin 24) and FLT2 (pin 25) pads. The selection can be forced by the PRS bit in the D5 register. The horizontal deflection is often turned off when switching TV set modes. Therefore the PLL provides a base frequency when the external sync signal is missing (both H and V sync sig- nals are missing). PRS 0 = FILT selected (2H and above range operation recommended) 1 = FLT2 selected (1H range operation recommended) PLL 15 K 10 nF 15 K 10 nF 100 nF 1.5 nF SYNH PRS STV2050A System Clock |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
