PC87366 datasheet(29/240 Pages) NSC

29 / 240 page

1.0 Signal/Pin Connection and Description (Continued)

www.national.com

1.4.13

Protection

1.4.14

Serial Port 1 and Serial Port 2

VDD

20, 52,

83, 115

PWR

Main 3.3V Power Supply

VSB

PWR

Standby 3.3V Power Supply. Provides power to the Wake-Up

Control circuitry, while the main power supply is turned off.

VSS

19, 51,

84, 116

GND

Ground

Signal

Pin(s)

I/O

Buffer Type Power Well

Description

CHASI

INC

VPP

Chassis Intrusion Input. Any change of this pin sets the

intrusion detection. For correct operation, this pin must be tied to

VSS when it is not used.

CHASO

OD6

VSB

Chassis Intrusion Output. When low, indicates that an intrusion

indication is set.

Signal

Pin/s

I/O Buffer Type Power Well

Description

CTS1

CTS2

100

108

INTS

VDD

Clear to Send. When low, indicate that the modem or other data

transfer device is ready to exchange data.

DCD1

DCD2

103

INTS

VDD

Data Carrier Detected. When low, indicate that the modem or

other data transfer device has detected the data carrier.

DSR1

DSR2

104

INTS

VDD

Data Set Ready. When low, indicate that the data transfer device,

e.g., modem, is ready to establish a communications link.

DTR1_

BOUT1

DTR2_

BOUT2

101

109

O3/6

VDD

Data Terminal Ready. When low, indicate to the modem or other

data transfer device that the UART is ready to establish a

communications link. After a system reset, these pins provide the

DTR function and set these signals to inactive high. Loopback

operation holds them inactive.

Baud Output. Provides the associated serial channel baud rate

generator output signal if test mode is selected, i.e., bit 7 of the

EXCR1 Register is set.

DTR1_BOUT1 is used also as BADDR.

RI1

RI2

102

110

INTS

VDD,VSB

Ring Indicator. When low, indicate that a telephone ring signal

has been received by the modem. They are monitored during

power-off for wake-up event detection.

RTS1

RTS2

106

O3/6

VDD

Request to Send. When low, indicate to the modem or other data

transfer device that the corresponding UART is ready to exchange

data. A system reset sets these signals to inactive high, and

loopback operation holds them inactive.

RTS1 is used also as TEST.

SIN1

SIN2

105

INTS

VDD

Serial Input. Receive composite serial data from the

communications link (peripheral device, modem or other data

transfer device).

SOUT1

SOUT2

107

O3/6

VDD

Serial Output. Send composite serial data to the communications

link (peripheral device, modem or other data transfer device).

These signals are set active high after a system reset.

Signal

Pin/s

I/O

Buffer Type Power Well

Description

PC87366 Fiches technique(PDF) 29 Page - National Semiconductor (TI)

PC87366 Fiches technique(HTML) 29 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL