Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

STS1TX Fiches technique(PDF) 57 Page - STMicroelectronics

No de pièce STS1TX
Description  Industrial monitoring and control
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STS1TX Fiches technique(HTML) 57 Page - STMicroelectronics

Back Button STS1TX Datasheet HTML 53Page - STMicroelectronics STS1TX Datasheet HTML 54Page - STMicroelectronics STS1TX Datasheet HTML 55Page - STMicroelectronics STS1TX Datasheet HTML 56Page - STMicroelectronics STS1TX Datasheet HTML 57Page - STMicroelectronics STS1TX Datasheet HTML 58Page - STMicroelectronics STS1TX Datasheet HTML 59Page - STMicroelectronics STS1TX Datasheet HTML 60Page - STMicroelectronics STS1TX Datasheet HTML 61Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 70 page
background image
DocID025109 Rev 1
57/70
STS1TX
Register table
GPIO1_CONF
0x04
7:3
GPIO_SELECT[4:0]
10100
R/W
GPIO1 configuration (default:
digital GND)
2Reserved
0
1:0
GPIO_MODE
10
GPIO1 mode:
01b: digital input
10b: digital output low power
11b: digital output high power
(default: digital output low
power)
GPIO0_CONF
0x05
7:3
GPIO_SELECT[4:0]
00001
R/W
GPIO0 configuration (default:
power-on reset signal)
2Reserved
0
1:0
GPIO_MODE
10
GPIO0 mode:
00b: analog
01b: digital input
10b: digital output low power
11b: digital output high power
(default: digital output low
power)
MCU_CK_CONF
0x06
7
EN_MCU_CLK
0
R/W
1: The internal divider logic is
running, so the MCU clock is
available (but proper GPIO
configuration is needed)
6:5
CLOCK_TAIL[1:0]
0
Number of extra clock cycles
provided to the MCU before
switching to STANDBY state:
00: 0 extra clock cycle
01: 64 extra clock cycles
10: 256 extra clock cycles
11: 512 extra clock cycles
4:1
XO_RATIO[3:0]
0
Divider for the XO clock output
0
RCO_RATIO
0
Divider for the RCO clock
output
0: 1
1: 1/128
XO_RCO_TEST
0xB4
7:4
Reserved
0010
3
PD_CLKDIV
0
1: disable both dividers of the
digital clock (and reference
clock for the SMPS) and IF-
ADC clock.
2:0
Reserved
001
Table 34. General configuration registers (continued)
Register
Address
Bit
Field name
Reset
R/W
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com