PSD833F2 datasheet(50/128 Pages) STMICROELECTRONICS

50 / 128 page

PLDS

PSD8XXFX

50/128

Doc ID 7833 Rev 7

14.2

Decode PLD (DPLD)

The DPLD, shown in Figure 13, is used for decoding the address for internal and external

components. The DPLD can be used to generate the following decode signals:

●

8 Sector Select (FS0-FS7) signals for the primary Flash memory (three product terms

each)

●

4 Sector Select (CSBOOT0-CSBOOT3) signals for the secondary Flash memory (three

product terms each)

●

1 internal SRAM Select (RS0) signal (two product terms)

●

1 internal CSIOP Select (PSD Configuration register) signal

●

1 JTAG Select signal (enables JTAG on port C)

●

2 internal Peripheral Select signals

(Peripheral I/O mode).

Figure 13.

DPLD logic array

(INPUTS)

(24)

(8)

(16)

(1)

PDN (APD OUTPUT)

I /O PORTS (PORT A,B,C)

(8)

PGR0 - PGR7

(8)

MCELLAB.FB [7:0] (FEEDBACKS)

MCELLBC.FB [7:0] (FEEDBACKS)

A[15:0]

(3)

PD[2:0] (ALE,CLKIN,CSI)

CNTRL[2:0] (READ/WRITE CONTROL SIGNALS)

(1)

RESET

RD_BSY

RS0

CSIOP

PSEL0

PSEL1

8 PRIMARY FLASH

MEMORY SECTOR SELECTS

SRAM SELECT

I/O DECODER

SELECT

PERIPHERAL I/O MODE

SELECT

CSBOOT 0

CSBOOT 1

CSBOOT 2

CSBOOT 3

FS0

FS7

JTAGSEL

AI02873D

FS1

FS2

FS3

FS6

FS5

FS4

Obsolete

Product(s)

- Obsolete

Product(s)

PSD833F2 Fiches technique(PDF) 50 Page - STMicroelectronics

PSD833F2 Fiches technique(HTML) 50 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL