Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

STM32F303VCT6 Fiches technique(PDF) 92 Page - STMicroelectronics

No de pièce STM32F303VCT6
Description  ARM Cortex-M4 32b MCUFPU, up to 256KB Flash48KB SRAM 4 ADCs, 2 DAC ch., 7 comp, 4 PGA, timers, 2.0-3.6 V operation
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F303VCT6 Fiches technique(HTML) 92 Page - STMicroelectronics

Back Button STM32F303VCT6 Datasheet HTML 88Page - STMicroelectronics STM32F303VCT6 Datasheet HTML 89Page - STMicroelectronics STM32F303VCT6 Datasheet HTML 90Page - STMicroelectronics STM32F303VCT6 Datasheet HTML 91Page - STMicroelectronics STM32F303VCT6 Datasheet HTML 92Page - STMicroelectronics STM32F303VCT6 Datasheet HTML 93Page - STMicroelectronics STM32F303VCT6 Datasheet HTML 94Page - STMicroelectronics STM32F303VCT6 Datasheet HTML 95Page - STMicroelectronics STM32F303VCT6 Datasheet HTML 96Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 132 page
background image
Electrical characteristics
STM32F302xx/STM32F303xx
92/132
DocID023353 Rev 6
Figure 23. I/O AC characteristics definition
6.3.15
NRST pin characteristics
The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up
resistor, RPU (see Table 52).
Unless otherwise specified, the parameters given in Table 55 are derived from tests
performed under ambient temperature and VDD supply voltage conditions summarized in
Table 22.
10%
90%
50%
tr(IO)out
UT
NAL
pF
10%
50%
90%
T
tr(IO)out
Table 55. NRST pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL(NRST)(1) NRST Input low level voltage
-
-
0.3VDD+
0.07(1)
V
VIH(NRST)(1) NRST Input high level voltage
0.445VDD+
0.398(1)
--
Vhys(NRST) NRST Schmitt trigger voltage hysteresis
-
200
-
mV
RPU
Weak pull-up equivalent resistor(2)
VIN = VSS
25
40
55
k
Ω
VF(NRST)(1) NRST Input filtered pulse
-
-
100(1)
ns
VNF(NRST)(1) NRST Input not filtered pulse
500(1)
--
ns
1. Guaranteed by design, not tested in production.
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series
resistance must be minimum
(~10% order)
.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com