PCI1221 datasheet(29/123 Pages) TI

29 / 123 page

PCI1221 GHK/PDV

PC CARD CONTROLLERS

SCPS042 – JULY 1998

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

Table 7. CardBus Socket Registers

OFFSET

Socket event

00h

Socket mask

04h

Socket present state

08h

Socket force event

0Ch

Socket control

10h

Reserved

14h

Reserved

18h

Reserved

1Ch

Socket power management

20h

serial bus interface

The PCI1221 provides a serial bus interface to load subsystem identification and select register defaults through

a serial EEPROM and to provide a PC Card power switch interface alternative to P2C. Refer to

P2C

power-switch interface (TPS2202A/2206) on page 25 for details. The PCI1221 serial bus interface is compatible

with various I2C and SMBus components.

serial bus interface implementation

The PCI1221 defaults to serial bus interface are disabled. To enable the serial interface, a pulldown resistor

must be implemented on the LATCH terminal and the appropriate pullup must be implemented on the SDA and

SCL signals, i.e. the MFUNC1 and MFUNC4 terminals. When the interface is detected, the SBDETECT bit in

the system control register is set. The SBDETECT bit is cleared by a write back of 1.

The PCI1221 implements a two pin serial interface with one clock signal (SCL) and one data signal (SDA). When

a pulldown is provided on the LATCH terminal, the SCL signal is mapped to the MFUNC4 terminal and the SDA

signal is mapped to the MFUNC1 terminal. The PCI1221 drives SCL at nearly 100 kHz during data transfers,

which is the maximum specified frequency for standard mode I2C. An example application implementing the

two-wire serial bus is illustrated in Figure 8.

Serial

EEPROM

PCI1221

MFUNC4

MFUNC1

LATCH

SCL

SDA

VCC

Figure 8. Serial EEPROM Application

Some serial device applications may include PC Card power switches, ZV source switches, card ejectors, or

other devices that may enhance the user’s PC Card experience. The serial EEPROM device and PC Card power

switches are discussed in the sections that follow.

serial bus interface protocol

The SCL and SDA signals are bidirectional, open-drain signals and require pullup resistors as shown in Figure

Figure 8. The PCI1221 supports up to 100 Kb/s data transfer rate and is compatible with standard mode I2C

using seven-bit addressing.

PCI1221 Fiches technique(PDF) 29 Page - Texas Instruments

PCI1221 Fiches technique(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL