H8SXSLASH1663M datasheet(736/1504 Pages) RENESAS

736 / 1504 page

Section 14 16-Bit Timer Pulse Unit (TPU)

Rev. 2.00 Sep. 24, 2008 Page 704 of 1468

REJ09B0412-0200

14.3.3

Timer I/O Control Register (TIOR)

TIOR controls TGR. The TPU has eight TIOR registers, two each for channels 0 and 3, and one

each for channels 1, 2, 4, and 5. Care is required since TIOR is affected by the TMDR setting.

The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is

cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is

cleared to 0 is specified.

When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register

operates as a buffer register.

To designate the input capture pin in TIOR, the DDR bit and ICR bit for the corresponding pin

should be set to 0 and 1, respectively. For details, see section 13, I/O Ports.

• TIORH_0, TIOR_1, TIOR_2, TIORH_3, TIOR_4, TIOR_5

IOB3

R/W

IOB2

R/W

IOB1

R/W

IOB0

R/W

IOA3

R/W

IOA2

R/W

IOA1

R/W

IOA0

R/W

Bit

Bit Name

Initial Value

R/W

• TIORL_0, TORL_3

IOD3

R/W

IOD2

R/W

IOD1

R/W

IOD0

R/W

IOC3

R/W

IOC2

R/W

IOC1

R/W

IOC0

R/W

Bit

Bit Name

Initial Value

R/W

H8SX/1663M Fiches technique(PDF) 736 Page - Renesas Technology Corp

H8SX/1663M Fiches technique(HTML) 736 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL