| Moteur de recherche de fiches techniques de composants électroniques |
|
UPD17062 Fiches technique(PDF) 80 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
UPD17062 Fiches technique(HTML) 80 Page - Renesas Technology Corp |
|
80 / 298 page ![]() 78 µPD17062 9.7 INTNC (0FH, b0) The INTNC flag is used for reading the INTNC pin state. The flag indicates 1 when a high level signal is input to the INTNC pin, and 0 when a low level signal is input to the INTNC pin. 9.8 HORIZONTAL SYNCHRONIZING SIGNAL COUNTER CONTROL (11H, 12H) b3 b2 b1 b0 0 INTVSYN INTNC 0FH 0 0 1 0 1 The VSYNC pin is low level. The VSYNC pin is in the high level period. The INTNC pin is low level. The INTNC pin is high level. b3 b1 b0 HSCGOSTT 0 12H 0 0 1 b3 b2 b1 b0 HSCGT3 HSCGT2 HSCGT0 11H HSCGT1 0 0 1 1 0 1 0 1 0 b2 Input confirmation of gate open/close of horizontal synchronizing signal counter Both bits are fixed at 0. Gate close Gate open Gate open (1.69 ms interval) Not to be set Gate close Gate open Setting of horizontal synchronizing signal counter |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |