UPD17062 datasheet(53/298 Pages) RENESAS

53 / 298 page

µPD17062

Table 7-2 Modification of the Data Memory Address and Indirect Transfer Address by the Index Register

and Data Memory Row Address Pointer

BANK

: Bank register

: Index register

IXE

: Index enable flag

IXH

: Bits 10 to 8 of the index register

IXM : Bits 7 to 4 of the index register

IXL

: Bits 3 to 0 of the index register

: Data memory address specified with mR and mC

: Data memory row address (high order)

: Data memory column address (low order)

: Data memory row address pointer

MPE : Memory pointer enable flag

: General-purpose register column address

: General-purpose register pointer

(

×)

: Contents addressed by

b3 b2 b1 b0 b2 b1 b0 b3 b2 b1 b0 b3 b2 b1 b0 b2 b1 b0 b3 b2 b1 b0 b3 b2 b1 b0 b2 b1 b0 b3 b2 b1 b0

IXE

MPE

BANK

(r)

BANK

(r)

IXH, IXM

Logical

General-purpose register address

specified with r

Data memory address specified with m

Indirect transfer address specified with @r

Bank

Row

address

Column

address

Bank

Row

address

Column

address

Bank

Row

address

Column

address

Same as

above

Same as

above

Same as

above

Same as

above

Same as

above

Logical

UPD17062 Fiches technique(PDF) 53 Page - Renesas Technology Corp

UPD17062 Fiches technique(HTML) 53 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL