CSG14K_CSG8K datasheet(70/113 Pages) AMSCO

70 / 113 page

Document Feedback

CSG14K_CSG8K

Functional Description

Datasheet

• PUBLIC

DS000571

• v1-00 • 2020-Dec-15

112

│ 69

Bank

Address

Value

241

243

EN_ADC_RST_N

101

EN_CLK_ADC

100

Assert Soft Reset

To return the sensor to the soft reset state, the following register uploads need to be applied.

Figure 79:

Assert Soft Reset Sequence

Bank

Address

Value

CMD_REGS

EN_CLK_MAIN

240

EN_ADC_RST_N

101

EN_CLK_ADC

100

Asserting the soft reset does not affect the PLL. However, internal clock generation and distribution

are disabled when the soft reset is asserted. The soft reset has to be released again before any

frames can be grabbed.

Attention

Asserting the soft reset stops the output drivers. Any phase alignment done by the external system

is lost and should be redone when the soft reset is released.

Set ROI

Refer to section 7.5.3 for details on configuring the vertical ROI. Refer to section 7.5.4 for details on

configuring the horizontal ROI.

In case of operation in IMG.3 (10-bit small window mode), the following sequence of SPI writes is

required for correct sensor configuration.

CSG14K_CSG8K Fiches technique(PDF) 70 Page - ams AG

CSG14K_CSG8K Fiches technique(HTML) 70 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL