Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

STWBC2-HP Fiches technique(PDF) 58 Page - STMicroelectronics

No de pièce STWBC2-HP
Description  Digital controller for wireless battery charger transmitters
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STWBC2-HP Fiches technique(HTML) 58 Page - STMicroelectronics

Back Button STWBC2-HP Datasheet HTML 54Page - STMicroelectronics STWBC2-HP Datasheet HTML 55Page - STMicroelectronics STWBC2-HP Datasheet HTML 56Page - STMicroelectronics STWBC2-HP Datasheet HTML 57Page - STMicroelectronics STWBC2-HP Datasheet HTML 58Page - STMicroelectronics STWBC2-HP Datasheet HTML 59Page - STMicroelectronics STWBC2-HP Datasheet HTML 60Page - STMicroelectronics STWBC2-HP Datasheet HTML 61Page - STMicroelectronics STWBC2-HP Datasheet HTML 62Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 96 page
background image
Table 41. Protection operating parameters
Parameter
Value
Operating frequency
16 MHz
IO check timer
4 clock cycles
GDLS check timer
3 clock cycles
2.2.10.7
Configuration register overview
Table 42 shows the list of PROTECTION configuration registers overview.
Table 42. Protection configuration registers overview
Registers overview
Name
Description
Type
Page
Offset
Reset val.
PROT_CTRL_0
Protection control config.
R/W
0
0x58
0x00
PROT_CTRL_1
Protection control config.
R/W
0
0x59
0x00
2.2.11
NVM control logic
2.2.11.1
Overview
This block manages the control access to the embedded NVM memory.
2.2.11.2
Feature list
NVM deferred transaction
NVM single sector operation
NVM control enable bit to save consumption
NVM data order from LSB to MSB
NVM auto-load trimming data
NVM soft-program, erase and word program allowed in test mode
NVM clock operation configurable
2.2.11.3
Functional description
This IP manages the i/f with the NVM macro which allows read, erase and program memory command
operations.
Only a single sector operation (64-bit access) is allowed; multi-sector operation requires the iteration of the single
sector command sequences.
In functional mode the IP supports only the memory read operation while in test mode all commands are
permitted.
All memory commands are executed in a deferred way by an internal FSM controller leaving the SPI bus i/f free to
support other transactions. The memory read data are posted in the NVM_DATA_0-7 registers readable from the
SPI i/f.
Here below is shown a high level overview of the internal block diagram.
STWBC2-HP
Digital AFE functions
DS13825 - Rev 1.0
page 58/96



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com