ST20-GP6 datasheet(41/123 Pages) STMICROELECTRONICS

41 / 123 page

ST20-GP6

41/123

7.2

Instruction characteristics

Table 7.3 gives the basic function code of each of the primary instructions. Where the operand is

less than 16, a single byte encodes the complete instruction. If the operand is greater than 15, one

preﬁx instruction (

pﬁx) is required for each additional four bits of the operand. If the operand is neg-

ative the ﬁrst preﬁx instruction will be

nﬁx. Examples of pﬁx and nﬁx coding are given in Table 7.1.

Any instruction which is not in the instruction set tables is an invalid instruction and is ﬂagged ille-

gal, returning an error code to the trap handler, if loaded and enabled.

The

Notes column of the tables indicates the features of an instruction as described in Table 7.2.

Mnemonic

Function code

Memory code

ldc

#43

ldc

#35

is coded as

pﬁx

#23

ldc

#45

ldc

#987

is coded as

pﬁx

#29

pﬁx

#28

ldc

#47

ldc

-31 (

ldc #FFFFFFE1)

is coded as

nﬁx

#61

ldc

#41

Table 7.1 Preﬁx coding

Ident

Feature

Instruction can set an

IntegerError trap

Instruction can cause a

LoadTrap trap

Instruction can cause a

StoreTrap trap

Instruction can cause an

Overﬂow trap

Interruptible instruction

Instruction can be aborted and later restarted.

Instruction can deschedule

Instruction can timeslice

Table 7.2 Instruction features

ST20-GP6 Fiches technique(PDF) 41 Page - STMicroelectronics

ST20-GP6 Fiches technique(HTML) 41 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL