FXLS8967AF datasheet(73/98 Pages) NXP

73 / 98 page

NXP Semiconductors

FXLS8967AF

3-Axis Low-g Accelerometer

Field

Description

Y_OT_EN

SDCD function Y-axis outside-of-thresholds condition

0: Y-axis data or delta is not used in the outside of thresholds condition evaluation.

1: Y-axis data or delta is used in the outside of thresholds condition evaluation.

Z_OT_EN

SDCD function Z-axis outside-of-thresholds condition

0: Z-axis data or delta is not used in the outside of thresholds condition evaluation.

1: Z-axis data or delta is used in the outside of thresholds condition evaluation.

X_WT_EN

SDCD function X-axis within-thresholds condition

0: X-axis data or delta is not used in the within thresholds condition evaluation.

1: X-axis data or delta is used in the within thresholds condition evaluation.

Y_WT_EN

SDCD function Y-axis within-thresholds condition

0: Y-axis data or delta is not used in the within thresholds condition evaluation.

1: Y-axis data or delta is used in the within thresholds condition evaluation.

Z_WT_EN

SDCD function Z-axis within-thresholds condition

0: Z-axis data or delta is not used in the within thresholds condition evaluation.

1: Z-axis data or delta is used in the within thresholds condition evaluation.

Table 101. SDCD_CONFIG1 register (address 2Fh) bit description...continued

15.31.4 SDCD_CONFIG2 register (address 30h)

Bit

Name

SDCD_EN

REF_UPDM[1:0]

OT_

DBCTM

WT_

DBCTM

WT_

LOG_SEL

MODE

REF_UPD

Reset (BT_MODE = GND)

Reset (BT_MODE = VDD)

Access

R/W

Table 102. SDCD_CONFIG2 register (address 30h) bit allocation

Field

Description

SDCD_EN

SDCD function

0 (default after a POR or soft reset event when BT_MODE = GND): SDCD function is disabled. All

clocks and power for the function are turned off.

1 (default after a POR or soft reset event when BT_MODE = VDD and MOT_DET = 1): SDCD function

is enabled. When this bit is set, the 12-bit reference values (

REF_X/Y/Z) are initialized per the

settings made in REF_UPDM[1:0].

Table 103. SDCD_CONFIG2 register (address 30h) bit description

FXLS8967AF

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 1 — 27 April 2021

73 / 98

FXLS8967AF Fiches technique(PDF) 73 Page - NXP Semiconductors

FXLS8967AF Fiches technique(HTML) 73 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Fiches technique Télécharger

Lien URL