Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

PCIMX258CJM4A Fiches technique(PDF) 91 Page - Freescale Semiconductor, Inc

No de pièce PCIMX258CJM4A
Description  i.MX25 Applications Processor for Consumer and Industrial Products
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  FREESCALE [Freescale Semiconductor, Inc]
Site Internet  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX258CJM4A Fiches technique(HTML) 91 Page - Freescale Semiconductor, Inc

Back Button PCIMX258CJM4A Datasheet HTML 87Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 88Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 89Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 90Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 91Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 92Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 93Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 94Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 95Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 144 page
background image
i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 3
Freescale Semiconductor
91
3.7.11
Inter IC Communication (I2C) Timing
The I2C communication protocol consists of the following seven elements:
•Start
•
Data source/recipient
•
Data direction
•
Slave acknowledge
•Data
•
Data acknowledge
•
Stop
Figure 64 shows the timing of the I2C module. Table 67 and Table 68 describe the I2C module timing
parameters (IC1–IC6) shown in the figure.
Figure 64. I2C Module Timing Diagram
Table 67. I2C Module Timing Parameters: 3.0 V +/–0.30 V
ID
Parameter
Standard Mode
Fast Mode
Unit
Min.
Max.
Min.
Max.
IC1
I2CLK cycle time
10
-
2.5
μs
IC2
Hold time (repeated) START condition
4.0
-
0.6
-
μs
IC3
Set-up time for STOP condition
4.0
-
0.6
-
μs
IC4
Data hold time
01
1 A device must internally provide a hold time of at least 300 ns for I2DAT signal in order to bridge the undefined region of the
falling edge of I2CLK.
3.452
01
0.92
μs
IC5
HIGH Period of I2CLK Clock
4.0
-
0.6
-
μs
IC6
LOW Period of the I2CLK Clock
4.7
-
1.3
-
μs
IC7
Set-up time for a repeated START condition
4.7
-
0.6
-
μs
IC8
Data set-up time
250
-
1003
-ns
IC9
Bus free time between a STOP and START condition
4.7
-
1.3
-
μs
IC10
Rise time of both I2DAT and I2CLK signals
-
1000
20+0.1Cb
4
300
ns
IC11
Fall time of both I2DAT and I2CLK signals
-
300
20+0.1Cb
4
300
ns
IC12
Capacitive load for each bus line (Cb)
-
400
-
400
pF
IC10
IC11
IC9
IC2
IC8
IC4
IC7
IC3
IC6
IC10
IC5
IC11
START
STOP
START
START
I2DAT
I2CLK
IC1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com