Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

ST7713 Fiches technique(PDF) 63 Page - Sitronix Technology Co., Ltd.

No de pièce ST7713
Description  262K Color Single-Chip TFT Controller/Driver
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  SITRONIX [Sitronix Technology Co., Ltd.]
Site Internet  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

ST7713 Fiches technique(HTML) 63 Page - Sitronix Technology Co., Ltd.

Back Button ST7713 Datasheet HTML 59Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 60Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 61Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 62Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 63Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 64Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 65Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 66Page - Sitronix Technology Co., Ltd. ST7713 Datasheet HTML 67Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 159 page
background image
ST7713
Ver 1.6
2008-05
63
Table 9.9.6.3 Vertical and Horizontal Timing for RGB I/F
Specification
Item
Symbol
Condition
Min
Type.
Max
Unit
Vertical Timing
Vertical cycle period
TVP
131
132
HS
Vertical low pulse width
TVS
1
4
HS
Vertical front porch
TVFP
1
1
1023
HS
Vertical back porch
TVBP
1
1023
HS
Vertical data start line
TVS + TVBP
2
3
1023
HS
Vertical blanking period
TVBL
TVS + TVBP + TVFP
3
4
1023
HS
Vertical active area
TVDISP
130
HS
Vertical refresh rate
TVRR
Frame rate
61.75
65
68.25
Hz
Horizontal Timing
Horizontal cycle period
THP
131
511
PCLK
Horizontal low pulse width
THS
1
63
PCLK
Horizontal front porch
THFP
1
63
PCLK
Horizontal back porch
THBP
1
63
PCLK
Horizontal data start point
THS + THBP
1
10
63
PCLK
Horizontal blanking period
THBL
3
20
256
PCLK
Horizontal active area
THDISP
130
PCLK
TPCLKCYC
100
788
896
ns
Pixel clock cycle
fPCLKCYC
1.12
1.27
10
MHz
Note 1. VDDI=1.6 to 3.3V, VDD=2.5 to 3.3V, AGND=DGND=0V, Ta=-30 to 70℃
Note 2. Data lines can be set to “High” or “Low” during blanking time – Don’t care.
Note 3. HP is multiples of eight PCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com