Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

MFRC522 Fiches technique(PDF) 62 Page - NXP Semiconductors

No de pièce MFRC522
Description  Contactless reader IC
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  NXP [NXP Semiconductors]
Site Internet  http://www.nxp.com
Logo NXP - NXP Semiconductors

MFRC522 Fiches technique(HTML) 62 Page - NXP Semiconductors

Back Button MFRC522 Datasheet HTML 58Page - NXP Semiconductors MFRC522 Datasheet HTML 59Page - NXP Semiconductors MFRC522 Datasheet HTML 60Page - NXP Semiconductors MFRC522 Datasheet HTML 61Page - NXP Semiconductors MFRC522 Datasheet HTML 62Page - NXP Semiconductors MFRC522 Datasheet HTML 63Page - NXP Semiconductors MFRC522 Datasheet HTML 64Page - NXP Semiconductors MFRC522 Datasheet HTML 65Page - NXP Semiconductors MFRC522 Datasheet HTML 66Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 96 page
background image
MFRC522_33
© NXP B.V. 2009. All rights reserved.
Product data sheet
PUBLIC
Rev. 3 — 26 October 2009
112133
62 of 96
NXP Semiconductors
MFRC522
Contactless reader IC
9.3.4.6
TestBusReg register
Shows the status of the internal test bus.
9.3.4.7
AutoTestReg register
Controls the digital self-test.
Table 126. TestPinValueReg register bit descriptions
Bit
Symbol
Value Description
7
UseIO
1
enables the I/O functionality for the test port when one of the serial
interfaces is used
the input/output behavior is defined by value TestPinEn[5:0] in the
TestPinEnReg register
the value for the output behavior is defined by TestPinValue[5:0]
6 to 1 TestPinValue
[5:0]
-
defines the value of the test port when it is used as I/O and each
output must be enabled by TestPinEn[5:0] in the TestPinEnReg
register
Remark: Reading the register indicates the status of pins D6 to D1
if the UseIO bit is set to logic 1. If the UseIO bit is set to logic 0, the
value of the TestPinValueReg register is read back.
0
reserved
-
reserved for future use
Table 127. TestBusReg register (address 35h); reset value: xxh bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
TestBus[7:0]
Access
R
Table 128. TestBusReg register bit descriptions
Bit
Symbol
Description
7 to 0
TestBus[7:0]
shows the status of the internal test bus
the test bus is selected using the TestSel2Reg register; see
Section 16.1 on page 79
Table 129. AutoTestReg register (address 36h); reset value: 40h bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
reserved
AmpRcv
RFT
SelfTest[3:0]
Access
-
R/W
-
R/W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com