| Moteur de recherche de fiches techniques de composants électroniques |
|
7480 Fiches technique(PDF) 37 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7480 Fiches technique(HTML) 37 Page - Renesas Technology Corp |
|
37 / 98 page ![]() MITSUBISHI MICROCOMPUTERS 7480/7481 GROUP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 36 PRELIMINAR Y Notice: This is not a final specification. Some parametric limits are subject to change. Fig. 37 Priority control at simplified SAEJ1850 BU S+ BU S- Unit A Unit B Unit A LAN data bus Unit B Continue to transmit Stop transmitting Data collision LAN data bus Application Example Priority Control at Simplified SAEJ1850 At simplified SAEJ1850 communication, when multiple units start to transmit data at the same time, priority control is exerted. On the LAN data bus, the “H” level has priority over the “L” level. When an “H” level collides with an “L” level, the LAN data bus sta- tus goes to the “H” level. For example, when unit A outputs “H” and unit B outputs “L” at the same time in Figure 37, the LAN data bus goes to “H”. Accord- ingly, unit A takes priority of control and continues its transmission, and unit B stops its transmission immediately. In this way, the 7480/7481 group exerts priority control for each bit and finally allows only the highest-priority unit to transmit data. |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |