SN250Q datasheet(61/130 Pages) STMICROELECTRONICS

61 / 130 page

SN250

Functional description—application modules

61/130

SC1_DMASTAT [0x4496]

0-R

SC1_

RXFRMB

SC1_

RXFRMA

SC1_

RXPARB

SC1_

RXPARA

SC_RXOVFB

SC_RXOVFA

SC_TXACTB

SC_TXACTA

SC_RXACTB

SC_RXACTA

0-R

SC1_RXFRMB

[9]

This bit is set when DMA receive buffer B was passed a frame error from the lower

hardware FIFO. This bit is autocleared the next time buffer B is loaded or when the

receive DMA is reset.

SC1_RXFRMA

[8]

This bit is set when DMA receive buffer A was passed a frame error from the lower

hardware FIFO. This bit is autocleared the next time buffer A is loaded or when the

receive DMA is reset.

SC1_RXPARB

[7]

This bit is set when DMA receive buffer B was passed a parity error from the lower

hardware FIFO. This bit is autocleared the next time buffer B is loaded or when the

receive DMA is reset.

SC1_RXPARA

[6]

This bit is set when DMA receive buffer A was passed a parity error from the lower

hardware FIFO. This bit is autocleared the next time buffer A is loaded or when the

receive DMA is reset.

SC_RXOVFB

[5]

This bit is set when DMA receive buffer B was passed an overrun error from the lower

hardware FIFO. Neither receive buffers were capable of accepting any more bytes

(unloaded), and the FIFO filled up. Buffer B was the next buffer to load, and when it

drained the FIFO, the overrun error was passed up to the DMA and flagged with this

bit. This bit is autocleared the next time buffer B is loaded or when the receive DMA is

reset.

SC_RXOVFA

[4]

This bit is set when DMA receive buffer A was passed an overrun error from the lower

hardware FIFO. Neither receive buffers were capable of accepting any more bytes

(unloaded), and the FIFO filled up. Buffer A was the next buffer to load, and when it

drained the FIFO the overrun error was passed up to the DMA and flagged with this

bit. This bit is autocleared the next time buffer A is loaded or when the receive DMA is

reset.

SC_TXACTB

[3]

This bit is set when DMA transmit buffer B is currently active.

SC_TXACTA

[2]

This bit is set when DMA transmit buffer A is currently active.

SC_RXACTB

[1]

This bit is set when DMA receive buffer B is currently active.

SC_RXACTA

[0]

This bit is set when DMA receive buffer A is currently active.

SN250Q Fiches technique(PDF) 61 Page - STMicroelectronics

SN250Q Fiches technique(HTML) 61 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL