UPSD3422_V01 datasheet(96/300 Pages) STMICROELECTRONICS

96 / 300 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

Standard 8032 timer/counters

UPSD3422, UPSD3433, UPSD3434, UPSD3454

96/300

Standard 8032 timer/counters

There are three 8032-style 16-bit Timer/Counter registers (Timer 0, Timer 1, Timer 2) that

can be configured to operate as timers or event counters.

There are two additional 16-bit Timer/Counters in the Programmable Counter Array (PCA),

see Section 27.1: PCA block on page 181 for details.

20.1

Standard timer SFRs

Timer 0 and Timer 1 have very similar functions, and they share two SFRs for control:

●

TCON (Table 56 on page 97)

●

TMOD (Table 58 on page 99).

Timer 0 has two SFRs that form the 16-bit counter, or that can hold reload values, or that

can scale the clock depending on the timer/counter mode:

●

TH0 is the high byte, address 8Ch

●

TL0 is the low byte, address 8Ah

Timer 1 has two similar SFRs:

●

TH1 is the high byte, address 8Dh

●

TL1 is the low byte, address 8Bh

Timer 2 has one control SFR:

●

T2CON (Table 60 on page 101)

Timer 2 has two SFRs that form the 16-bit counter, and perform other functions:

●

TH2 is the high byte, address CDh

●

TL2 is the low byte, address CCh

Timer 2 has two SFRs for capture and reload:

●

RCAP2H is the high byte, address CBh

●

RCAP2L is the low byte, address CAh

20.2

Clock sources

When enabled in the “Timer” function, the registers THx and TLx are incremented every

1/12 of the oscillator frequency (fOSC). This timer clock source is not effected by MCU clock

dividers in the CCON0, stalls from PFQ/BC, or bus transfer cycles. Timers are always

clocked at 1/12 of fOSC.

When enabled in the “Counter” function, the registers THx and TLx are incremented in

response to a 1-to-0 transition sampled at their corresponding external input pin: pin C0 for

Timer 0; pin C1 for Timer 1; or pin T2 for Timer 2. In this function, the external clock input pin

is sampled by the counter at a rate of 1/12 of fOSC. When a logic '1' is determined in one

sample, and a logic '0' in the next sample period, the count is incremented at the very next

sample period (period1: sample=1, period2: sample=0, period3: increment count while

continuing to sample). This means the maximum count rate is 1/24 of the fOSC. There are no

restrictions on the duty cycle of the external input signal, but to ensure that a given level is

sampled at least once before it changes, it should be active for at least one full sample

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422 Fiches technique(PDF) 96 Page - STMicroelectronics

UPSD3422 Fiches technique(HTML) 96 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL