UPSD3422_V01 datasheet(65/300 Pages) STMICROELECTRONICS

65 / 300 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422, UPSD3433, UPSD3434, UPSD3454

Interrupt system

65/300

13.1.2

Timer 0 and 1 overflow interrupt

Timer 0 and Timer 1 interrupts are generated by the flag bits TF0 and TF1 when there is an

overflow condition in the respective Timer/Counter register (except for Timer 0 in Mode 3).

13.1.3

Timer 2 overflow interrupt

This interrupt is generated to the MCU by a logical OR of flag bits, TF2 and EXE2. The ISR

must read the flag bits to determine the cause of the interrupt.

●

TF2 is set by an overflow of Timer 2.

●

EXE2 is generated by the falling edge of a signal on the external pin, T2X (pin P1.1).

13.1.4

UART0 and UART1 interrupt

Each of the UARTs have identical interrupt structure. For each UART, a single interrupt is

generated to the MCU by the logical OR of the flag bits, RI (byte received) and TI (byte

transmitted).

The ISR must read flag bits in the SFR named SCON0 for UART0, or SCON1 for UART1 to

determine the cause of the interrupt.

13.1.5

SPI interrupt

The SPI interrupt has four interrupt sources, which are logically ORed together when

interrupting the MCU. The ISR must read the flag bits to determine the cause of the

interrupt.

A flag bit is set for: end of data transmit (TEISF); data receive overrun (RORISF); transmit

buffer empty (TISF); or receive buffer full (RISF).

13.1.6

I2C interrupt

The flag bit INTR is set by a variety of conditions occurring on the I2C interface: received

own slave address (ADDR flag); received general call address (GC flag); received Stop

condition (STOP flag); or successful transmission or reception of a data byte.The ISR must

read the flag bits to determine the cause of the interrupt.

13.1.7

ADC interrupt

The flag bit AINTF is set when an A-to-D conversion has completed.

13.1.8

PCA interrupt

The PCA has eight interrupt sources, which are logically ORed together when interrupting

the MCU.The ISR must read the flag bits to determine the cause of the interrupt.

●

Each of the six TCMs can generate a "match or capture" interrupt on flag bits OFV5..0

respectively.

●

Each of the two 16-bit counters can generate an overflow interrupt on flag bits INTF1

and INTF0 respectively.

Tables 18 through Table 24 on page 67 have detailed bit definitions of the interrupt system

SFRs.

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD3422 Fiches technique(PDF) 65 Page - STMicroelectronics

UPSD3422 Fiches technique(HTML) 65 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL