SPC584G80C3 datasheet(43/139 Pages) STMICROELECTRONICS

43 / 139 page

DS11758 Rev 6

43/139

SPC584Gx, SPC58EGx, SPC58NGx

Electrical characteristics

|ΔPLL0PHI1SPJ|(3) CC

PLL0_PHI1 single period

jitter

fPLL0IN = 20 MHz

(resonator)

fPLL0PHI1 = 40 MHz,

6-sigma pk-pk

—

300(4)

ΔPLL0LTJ(3)

PLL0 output long term

jitter(4)

fPLL0IN = 20 MHz

(resonator), VCO

frequency = 800 MHz

10 periods

accumulated jitter

(80 MHz equivalent

frequency), 6-sigma

pk-pk

—

±250

16 periods

accumulated jitter

(50 MHz equivalent

frequency), 6-sigma

pk-pk

—

±300

long term jitter

(< 1 MHz equivalent

frequency), 6-sigma

pk-pk)

—

±500

IPLL0

D PLL0 consumption

FINE LOCK state

—

1. PLL0IN clock retrieved directly from either internal RCOSC or external FXOSC clock. Input characteristics are granted

when using internal RCOSC or external oscillator is used in functional mode.

2. If the PLL0_PHI1 is used as an input for PLL1, then the PLL0_PHI1 frequency shall obey the maximum input frequency

limit set for PLL1 (87.5 MHz, according to Table 21).

3. Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to

the output CLKOUT pin.

4. VDD_LV noise due to application in the range VDD_LV = 1.20 V±5%, with frequency below PLL bandwidth (40 kHz) will be

filtered.

Table 20. PLL0 electrical characteristics (continued)

Symbol

Parameter

Conditions

Value

Unit

Min

Typ

Max

SPC584G80C3 Fiches technique(PDF) 43 Page - STMicroelectronics

SPC584G80C3 Fiches technique(HTML) 43 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL