| Moteur de recherche de fiches techniques de composants électroniques |
|
SH7041A Fiches technique(PDF) 172 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7041A Fiches technique(HTML) 172 Page - Renesas Technology Corp |
|
172 / 923 page ![]() 134 8.1.2 Block Diagram Figure 8.1 shows the DTC block diagram. DTC transfer information is located in memory. CPU interrupt request source clear control Interrupt request DTC On-chip ROM On-chip RAM On-chip peripheral module External memory Bus controller Register control Activation control Request priority control Bus interface DTC module bus DTMR DTCR DTSAR DTDAR DTIAR DTER DTCSR DTBR DTMR: DTCR: DTSAR: DTDAR: DTC mode register DTC count register DTC source address register DTC destination address register DTIAR: DTER: DTCSR: DTBR: DTC initial address register DTC enable register DTC control/status register DTC information base register External device (memory- mapped) Figure 8.1 DTC Block Diagram |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |