SH7041A datasheet(21/923 Pages) RENESAS

21 / 923 page

Section

Page

Description

Appendix C Pin

States

Table C.2 Pin

Modes During Reset,

Power-Down, and

Bus Right Release

Modes (112 Pin,

120 Pin) (cont)

868

Table amended

Pin modes

Pin Function

Reset

Power-Down Bus Right

Standby in Bus

Class

Pin Name

Power-On Manual

Standby Sleep Release

Right Release

Port

control

POE0–POE3

SCI

SCK0–SCK1

I/O

TXD0–TCD1

OO*

RXD0–RXD1

A/D

converter

ADTRG

control

AN0–AN7

I/O Port

PA0–PA15

I/O

PB0–PB9

PC0–PC15

PD0–PD15

PE0–PE8–PE10

PE9,PE11–PE15

I/O

PF0–PF7

Notes: 1. There are instances where bus right release and transition to software standby mode

occur simultaneously due to the timing between

BREQ and internal operations. In such

cases, standby mode results, but the standby state may be different.

The initial pin states depend on the mode. See section 18, Pin Function Controller

(PFC), for details.

2. I: Input, O: Output, H: High-level output, L: Low-level output, Z: High impedance,

K: Input pin with high impedance, output pin mode maintained.

*1 If the standby control register port high-impedance bits are set to 1, output pins become

high impedance.

*2A21–A18 will become input ports after power-on reset.

*3 Input in the SH7044/SH7045 F-ZTAT version.

*4 General use I/O ports PAn, PBn, PCn, PDn, and PEn, as well as pins multiplexed with

them, are unstable during the

RES setup time (tRESS) immediately after the RES pin

goes to low level.

SH7041A Fiches technique(PDF) 21 Page - Renesas Technology Corp

SH7041A Fiches technique(HTML) 21 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL