Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

L9026 Fiches technique(PDF) 43 Page - STMicroelectronics

No de pièce L9026
Description  Automotive configurable multi-channel relay driver 2HS 6HS/LS
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  STMICROELECTRONICS [STMicroelectronics]
Site Internet  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9026 Fiches technique(HTML) 43 Page - STMicroelectronics

Back Button L9026 Datasheet HTML 39Page - STMicroelectronics L9026 Datasheet HTML 40Page - STMicroelectronics L9026 Datasheet HTML 41Page - STMicroelectronics L9026 Datasheet HTML 42Page - STMicroelectronics L9026 Datasheet HTML 43Page - STMicroelectronics L9026 Datasheet HTML 44Page - STMicroelectronics L9026 Datasheet HTML 45Page - STMicroelectronics L9026 Datasheet HTML 46Page - STMicroelectronics L9026 Datasheet HTML 47Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 60 page
background image
Field name Type Bit Offset Bit Width Reset Value Reset Sources
Description
OUTn
RW
0
8
0x00
POR_N, NRES pin, CFG_1.RST bit,
VDD_UV
Channel [7:0], MSB refers to channel 7
0: (default) Output OFF 1: Output ON
MAP_IN0
Register name:
MAP_IN0
Address:
Global Base Address + 0x07
Description:
IN0 input mapping register
Field
name
Type Bit Offset Bit Width Reset Value
Reset Sources
Description
OUTn
RW
0
8
0x04
OUT2 mapped on
IN0
POR_N, NRES pin,
CFG_1.RST bit, VDD_UV
Channel [7:0], MSB refers to channel 7
0: OUTn not driven by IN0 1: OUTn driven by
IN0
MAP_IN1
Register name:
MAP_IN1
Address:
Global Base Address + 0x08
Description:
IN1 input mapping register
Field
name
Type Bit Offset Bit Width Reset Value
Reset Sources
Description
OUTn
RW
0
8
0x08
OUT3 mapped on
IN1
POR_N, NRES pin,
CFG_1.RST bit, VDD_UV
Channel [7:0], MSB refers to channel 7
0: OUTn not driven by IN1 1: OUTn driven by
IN1
MAP_PWM
Register name:
MAP_PWM
Address:
Global Base Address + 0x09
Description:
Internal PWM generator mapping register
Field
name
Type Bit Offset Bit Width
Reset
Value
Reset Sources
Description
OUTn
RW
0
8
0x00
POR_N, NRES pin,
CFG_1.RST bit, VDD_UV
Channel [7:0], MSB refers to channel 7
0: OUTn not driven by internal PWM generator 1:
OUTn driven by internal PWM generator
PWM_SEL
Register name:
PWM_SEL
Address:
Global Base Address + 0x0A
Description:
Internal PWM generator selection register
L9026
SPI register
DS13397 - Rev 5
page 43/60



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com