L9026 datasheet(18/60 Pages) STMICROELECTRONICS

18 / 60 page

6.12

Reset

One of the following 4 conditions reset the SPI read/write registers to the default value:

•

VDDIO not present or below the undervoltage threshold VDDIO(UV)

•

IDLE pin is set to “low” with both INn “low"

•

A software reset (CFG_1.RST set to “1”) is commanded

•

NRES pin is asserted (only available in VFQFPN32 package option and configured to sense the pin status)

When the SPI registers are reset, all channels (except 2,3) are switched OFF and the Input Mapping configuration

is also reset. This means channels 2, 3 are still commanded by IN0, IN1 respectively.

For functional safety register DIAG_OVC_OVT and STA_1. VDDIO_UV, STA_1.VBATT_UV bits are not cleared

by a reset command.

One of the following conditions resets the whole internal logic;

•

General internal supply failure (internal supply 3.3 V in UV or bandgap reference not correct)

•

VDDIO < VDDIO(UV) and IN1 = 0 and IN0 = 0

6.13

Power supply electrical specifications

3V ≤ VDDIO ≤ 5.5 V; 6 V ≤ VBATT ≤ 18 V; -40 °C ≤ Tj ≤ 150 °C unless otherwise specified. All voltages are

referred to GND pin.

Table 10. Power supply electrical parameters

Parameter

Description

Test condition

Min Typ

Max

Unit

VBATT pin

VBATT(UV_L)

Analog supply

undervoltage low

threshold

2.65 2.8

VBATT(UV_H)

Analog supply

undervoltage high

threshold

2.7 2.85

3.1

IVBATT(SLEEP)

Analog supply current

consumption in Sleep

mode

VIDLE = 0: VINn = 0; VDDIO = 5 V; TJ ≤ 85 °C

µA

IVBATT(SLEEP)

Analog supply current

consumption in Sleep

mode

VIDLE = 0; VINn = 0; VDDIO = 5 V; TJ ≤ 175 °C

µA

IVBATT(IDLE)

Analog supply current

consumption in Idle

mode

VIDLE = 5 V; VINn = 0; VDDIO = 5 V; fCLK = 0

MHz; CFG_1.ACT = 0B; PWM_SPI.OUTn = 0B;

DIAG_OFF_EN.OUTn = 0B

IVBATT(IDLE_COR)

Analog supply current

consumption in Idle

Mode with VBATT lower

than VDDIO (device

supplied by VDDIO)

VIDLE = 5 V; VINn = 0; VDDIO = 5 V; fCLK = 0

MHz; CFG_1.ACT = 0B; PWM_SPI.OUTn = 0B;

DIAG_OFF_EN.OUTn = 0B; VBATT = VDDIO -

1 V

–0.1

0.1

IVBATT(ACTIVE)

Analog supply current

consumption in Active

mode - channels OFF

VIDLE = 5 V; VINn = 0; VDDIO = 5 V; fCLK = 0

MHz; CFG_1.ACT = 1B; PWM_SPI.OUTn = 0B;

DIAG_OFF_EN.OUTn = 0B

IVBATT(ACTIVE_COR)

Analog supply current

consumption in Active

mode - channels OFF

with VBATT lower than

VDDIO (device supplied

by VDDIO)

VIDLE = 5 V; VINn = 0; VDDIO = 5 V; fCLK = 0

MHz; CFG_1.ACT = 1B; PWM_SPI.OUTn = 0B;

DIAG_OFF_EN.OUTn = 0B; VBATT = VDDIO -

1 V

0.6

tVBATTUVFLT

VBATT undervoltage

filter

Covered bySCAN

µs

L9026

Reset

DS13397 - Rev 5

page 18/60

L9026 Fiches technique(PDF) 18 Page - STMicroelectronics

L9026 Fiches technique(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Fiches technique Télécharger

Lien URL