JS28F256P30T85 datasheet(91/102 Pages) INTEL

91 / 102 page

1-Gbit P30 Family

Datasheet

Intel StrataFlash® Embedded Memory (P30)

April 2005

Order Number: 306666, Revision: 001

Figure 46.

Block Lock Operations Flowchart

Start

Write 0x60,

Block Address

Write 0x90

Read Block

Lock Status

Locking

Change?

Lock Change

Complete

Write either

0x01/0xD0/0x2F,

Block Address

Write 0xFF

Partition Address

Yes

Write

(Optional)

Read

(Optional)

Idle

Write

Lock

Setup

Lock,

Unlock, or

Lock-Down

Confirm

Read

Device ID

Block Lock

Status

None

Read

Array

Data = 0x60

Addr = Block to lock/unlock/lock-down

Data = 0x01 (Block Lock)

0xD0 (Block Unlock)

0x2F (Lock-Down Block)

Addr = Block to lock/unlock/lock-down

Data = 0x90

Addr = Block address + offset 2

Block Lock status data

Addr = Block address + offset 2

Confirm locking change on D[1,0].

Data = 0xFF

Addr = Block address

Bus

Operation

Command

Comments

LOCKING OPERATIONS PROCEDURE

(Lock Confirm)

(Read Device ID)

(Read Array)

(Lock Setup)

JS28F256P30T85 Fiches technique(PDF) 91 Page - Intel Corporation

JS28F256P30T85 Fiches technique(HTML) 91 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL