| Moteur de recherche de fiches techniques de composants électroniques |
|
AD9929BBCZ Fiches technique(PDF) 59 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9929BBCZ Fiches technique(HTML) 59 Page - Analog Devices |
|
59 / 64 page ![]() AD9929 Rev. A | Page 59 of 64 N N + 1 N + 2 N + 4 N + 5 N – 10 N – 9 N – 8 N – 7 N – 6 N – 5 N – 4 N – 3 N – 2 N – 1 NOTES 1. RECOMMENDED PLACEMENT FOR CLI RISING EDGE IS BETWEEN THE SHD RISING EDGE AND NEXT SHP FALLING EDGE. 2. CCD SIGNAL IS SAMPLED AT SHP AND SHD RISING EDGES. 3. OUTPUT DATA LATENCY IS NINE CYCLES. SHP SHD CLI OUTPUT DATA CCD SIGNAL N + 7 N + 8 N + 10 N N + 3 N + 6 N + 9 CYCLE 1 CYCLE 2 CYCLE 3 CYCLE 4 CYCLE 5 CYCLE 6 CYCLE 7 CYCLE 8 CYCLE 9 tS1 ( tOD + tVCLIDLY) tID tID N + 11 Figure 70. Output Data Pipeline Delay |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |