STV9937 datasheet(37/49 Pages) STMICROELECTRONICS

37 / 49 page

37/49

STV9937

General OSD Programming

Fast Blanking Output Polarity (FBLK output)

The output polarity of the FBLK pin is selected by bit FBLKPOL. The default value is 0.

8.5

Reset

Power On Reset

The digital core and the PLL are asynchronously reset at Power On.

Soft Reset

A soft reset is enabled by the RST bit.

RST = 1: The digital core is reset. All control registers including PictureBooSTTM but with the

exception of PLL registers, are reset at the same value as at power on reset.

It is not necessary to write RST = 0 to stop the reset. This bit is automatically cleared.

PLL Register Reset

The Pixel Clock Generator (VCO[1:0]) and Horizontal Resolution (HR[6:0]) bits are reset by the

RST_PLL bit.

RST_PLL = 1: HR[6:0] and VCO[1:0] are reset to the same value as the power-on reset.

It is not necessary to write RST_PLL = 0 to stop the reset. This bit is automatically cleared.

Table 44: Fast Blanking Output Polarity Selection

FBLKPOL

Description

When OSD display, FBLK = 1

When active video, FBLK = 0

When OSD display, FBLK = 0

When active video, FBLK = 1

Table 45: FBLK Output Control

ENOSD

Bit

FBLKPOL

Bit

FBK Bit

FBLK Output

Display

Video

Default Value

OSD

Full Screen

OSD

FBLK Inverted

Video

OSD

Full Screen

Video

No OSD

Video

No OSD

Table 46: Reset

FWR

FAC

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

80h

06h

RST_PLL

RST

STV9937 Fiches technique(PDF) 37 Page - STMicroelectronics

STV9937 Fiches technique(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Fiches technique Télécharger

Lien URL